

Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Page	Title of Schematics Page	Rev.	Page	Title of Schematics Page	Rev.
01	Schematics Page Index	SA	43	HDMI	SA	85	HOLE & AMI LABEL	SA
02	Block Diagram	SA	44	EC+KBC (NPCE783L)	SA	86	History(3)	SA
03	ARD (DMI,PEG,FDI)	SA	45	KB Connector	SA			
04	ARD (CLK,MISC,JTAG)	SA	46	SPI Flash ROM	SA			
05	ARD (DDR3)	SA	47	Debug Port	SA			
06	ARD (POWER)	SA	48	Mini-PCIE Card (WLAN)	SA			
07	ARD (GRAPHICS POWER)	SA	49	LAN (AR8151) 1/2	SA			
08	ARD (GND)	SA	50	LAN (Transformer) 2/2	SA			
09	ARD (RESERVED)	SA	51	SATA HDD	SA			
10	PCH (HDA,JTAG,SAT)	SA	52	SATA CD-ROM	SA			
11	PCH (PCI-E,SMBUS,CLK)	SA	53	eSATA COMBO	SA			
12	PCH (DMI,FDI,GPIO)	SA	54	Cardreader(USB)	SA			
13	PCH (LVDS,DDI)	SA	55	Camera Connector	SA			
14	PCH (PCI,USB,NVRAM)	SA	56	Bluetooth Connector	SA			
15	PCH (GPIO,VSS_NCTF,RSVD)	SA	57	Status LED & LID	SA			
16	PCH (POWER) 1/2	SA	58	FAN	SA			
17	PCH (POWER) 2/2	SA	59	Thermal Sensor	SA			
18	PCH (VSS)	SA	60	Touch Pad	SA			
19	CLOCK GEN	SA	61	Function DB Conn.	SA			
20	DDRIII(SO-DIMM_0) 1/3	SA	62	Audio/USB DB Conn.	SA			
21	DDRIII(SO-DIMM_1) 2/3	SA	63	Function DB(SPEAKER)	SA			
22	VGA (PCI-E) 1/9	SA	64	Function DB (Botton & LED)	SA			
23	VGA (PCIE-BUS/Strap) 2/9	SA	65	Audio (CODEC)	SA			
24	VGA (DDR3) 3/9	SA	66	Audio (MUTE)	SA			
25	VGA (DDR3) 4/9	SA	67	Audio (Power)	SA			
26	VGA (CRT) 5/9	SA	68	Audio (Audio & USB Conn.)	SA			
27	VGA (LVDS/HDMI) 6/9	SA	69	Audio (Head Phone Jack)	SA			
28	VGA (GPIO) 7/9	SA	70	Audio (Ext MIC Jack)	SA			
29	VGA (XTAL) 8/9	SA	71	Audio (USB Portx2)	SA			
30	VGA (Power/GND) 9/9	SA	72	Power Design Diagram	SA			
31	VRAM(DDR3)# 1/4	SA	73	DCIN&Charger	SA			
32	VRAM(DDR3)# 2/4	SA	74	SYS Power (+3_3V/+5V)	SA			
33	VRAM(DDR3)# 3/4	SA	75	VTT&PCH Power(+1_05V)	SA			
34	VRAM(DDR3)# 4/4	SA	76	DDR3 Power(+1_5V/+0_75V)	SA			
35	VRAM(BYPASS) 1/2	SA	77	SYS Power(+1_8V)	SA			
36	VRAM(BYPASS) 2/2	SA	78	CPU Power_VHCORE	SA			
37	MUX LVDS	SA	79	CPU Power_VID	SA			
38	MUX CRT	SA	80	VGA GFX Power-VGFX CORE	SA			
39	CRT	SA	81	VGA Power(NV_VDD)	SA			
40	Optimux	SA	82	Others power plane	SA			
41	LVDS	SA	83	OVP protection	SA			
42	HDMI Optimux	SA	84	Discharger Circuit	SA			

BOM Control Table


Project Code & Schematics Subject: W930 H1&H2

PCB P/N:

P. Leader	Check by	Design by
FOXCONN HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division		
Title Index Page		
Size A3	Document Number W930 H1&H2	Rev SA
Date: Thursday, May 20, 2010	Sheet 1	of 86

W930 Block

<http://hobi-elektronika.net>



TI CHARGER BQ24753 P.73	
OUTPUTS	
DC_IN	BT+ DCBATOUT

SYSTEM DC/DC P.74 TI SN0608098RHR	
INPUTS	OUTPUTS
DCBATOUT	+5VALW +5VALW_LDO +3VALW +ECVCC +12V

SYSTEM DC/DC P.75 FP6339WQGT	
INPUTS	OUTPUTS
DCBATOUT	+1_05V_VTT


SYSTEM DC/DC P.76 GMT G2998F11U	
INPUTS	OUTPUTS
DCBATOUT	+1_5VSUS +1_5VSUS +0_75VRUN

CPU DC/DC P.77 FP6149SPGT	
INPUTS	OUTPUTS
+3VRUN	+1_8VRUN

CPU DC/DC P.78 MAX17030GTL+	
INPUTS	OUTPUTS
DCBATOUT	VHORE

SYSTEM DC/DC P.80 ADP3211MNR2G	
INPUTS	OUTPUTS
DCBATOUT	GFXCORE


SYSTEM DC/DC P.81 TI TPS51217DSCR FP6149SPGT	
INPUTS	OUTPUTS
DCBATOUT	NV_VDD +1_5VRUN PEX_VDD



If PCIe Graphics is not implemented, the TX/RX pairs can be left as No Connect.

PEG_TXN0	C589	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C0	PEG_RXN_C[15..0]	22
PEG_TXN1	C591	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C1		
PEG_TXN2	C594	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C2		
PEG_TXN3	C595	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C3		
PEG_TXN4	C597	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C4		
PEG_TXN5	C600	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C5		
PEG_TXN6	C603	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C6		
PEG_TXN7	C604	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C7		
PEG_TXN8	C607	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C8		
PEG_TXN9	C611	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C9		
PEG_TXN10	C615	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C10		
PEG_TXN11	C617	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C11		
PEG_TXN12	C659	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C12		
PEG_TXN13	C627	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C13		
PEG_TXN14	C631	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C14		
PEG_TXN15	C641	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C15		
PEG_TXP0	C588	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C0	PEG_RXP_C[15..0]	22
PEG_TXP1	C590	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C1		
PEG_TXP2	C592	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C2		
PEG_TXP3	C593	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C3		
PEG_TXP4	C596	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C4		
PEG_TXP5	C598	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C5		
PEG_TXP6	C601	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C6		
PEG_TXP7	C602	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C7		
PEG_TXP8	C605	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C8		
PEG_TXP9	C608	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C9		
PEG_TXP10	C612	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C10		
PEG_TXP11	C616	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C11		
PEG_TXP12	C61	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C12		
PEG_TXP13	C65	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C13		
PEG_TXP14	C628	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C14		
PEG_TXP15	C642	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C15		

For Disable Arrandale Graphic
In addition, FDI_RXN[7:0] and FDI_RXP[7:0] can be left floating on the PCH. FDI_TX[7:0] and FDI_TX#[7:0] can be left floating on the Arrandale. The GFX_IMON, FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1], and FDI_INT signals on the Arrandale side should be tied to GND (through 1-kΩ ±5% resistors). FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1] can be ganged together with one resistor.










CPU SOCKET_989P
FOX_PZ98927-3641-01F

CPU SOCKET_989P
FOX_PZ98927-3641-01F

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
Title ARD (DDR3)		CCPBG - R&D Division	
Size A3	Document Number W930 H1&H2	Rev SA	
Date: Thursday, May 20, 2010	Sheet 5 of 86		

48A (SV)




- Pin list for CPU SOCKET_989P: VHCORE, AG35, AG34, AG33, AG32, AG31, AG30, AG29, AG28, AG27, AG26, AF35, AF34, AF33, AF32, AF31, AF30, AF29, AF28, AF27, AF26, AD35, AD34, AD33, AD32, AD31, AD30, AD29, AD28, AD27, AD26, AC35, AC34, AC33, AC32, AC31, AC30, AC29, AC28, AC27, AC26, AA35, AA34, AA33, AA32, AA31, AA30, AA29, AA28, AA27, AA26, Y35, Y34, Y33, Y32, Y31, Y30, Y29, Y28, Y27, Y26, V35, V34, V33, V32, V31, V30, V29, V28, V27, V26, U35, U34, U33, U32, U31, U30, U29, U28, U27, U26, R35, R34, R33, R32, R31, R30, R29, R28, R27, R26, P35, P34, P33, P32, P31, P30, P29, P28, P27, P26, VCC100.

1.1V RAIL POWER
CPU CORE SUPPLY


POWER

CPU VIDS




SENSE LINES



18A (SV) (VTT)



18A (SV) (VTT)



Analog Signal

CPU SOCKET_989P
FOX_PZ98927-3641-01F


FOXCONN HON HAI Precision Ind. Co., Ltd.
Title: ARD (POWER)
Size: Document Number
Custom: W930 H1&H2
Date: Thursday, May 20, 2010
Sheet 6 of 86
Rev SA


For Disable Arrandale Graphic
VAXG should be connected to GND when disable iGPU.

For Disable Arrandale Graphic
VAXG_SENSE and VSSAXG_SENSE on Arrandale can be left as is connect


<http://hobi-elektronika.net>

For Disable Arrandale Graphic
In addition, FDI_RXN[7:0] and FDI_RXP[7:0] can be left floating on the PCH.
FDI_TX[7:0] and FDI_TX#[7:0] can be left floating on the Arrandale. The
GFX_IMON, FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1], and FDI_INT
signals on the Arrandale side should be tied to GND (through 1-k Ω \pm 5% resistors).






CPU SOCKET_989P
FOX_PZ98927-3641-01F




CPU SOCKET_989P
FOX_PZ98927-3641-01F




PCI Express Configuration Select
 CFG0 1 : Single PEG
 0 : Bifurcation enable







3393727 The VIL Voltage DC Specification for CFG[0] Pin is in Violation of the EDS Value by a Large Amount
 The Clarksfield EDS Vol11 documents the CFG[1:0] pins for PCI Express Port Bifurcation, the straps may not work correctly when using a pull down resistor of value other than 250 Ohms to drive a value of zero on the CFG[0] pin. When left floating a value of one is sensed and there is no impact in this case.





CFG3 PCI Express Static Lane Reversal
 CFG3 1 : Normal Operation
 0 : Lane Numbers Reversed
 15 -> 0 , 14 -> 1 , ...



CFG4 Display Port Presence
 CFG4 1 : Disabled ; No Physical Display Port attached to Embedded Display Port
 0 : Enable ; An external Display Port device is connected to the Embedded Display Port



RESERVED









VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND

2611030 PCI Express Interface May Not Meet PCI Express 2.0 Jitter Specifications

Intel has determined that the workaround (3.01K pull down to Vss on signal CFG[7]) is not robust. Intel recommends not implementing this workaround at this time (CFG[7] should not be pulled down). Intel recommends not to test for PCI-E Express 2.0 Jitter specification compliance for the affected steppings.

PCI-E Port Table

Port	Function
Port1	WLAN
Port2	GbE LAN
Port3	NC
Port4	NC
Port5	NC
Port6	NC
Port7	NC
Port8	NC



Calpella Platform - Design Guide - Addendum / Update - Rev. 1.52 (Doc #414044).
 XTAL_IN should be pulled to GND via a 0ohm by default.
 This pull-down resistor on XTAL_IN should only be un-stuffed when 25MHz crystal is used.


FOXCONN HON HAI Precision Ind. Co., Ltd.
 CCPBG - R&D Division


Title: **PCH (PCI-E.SMBUS.CLK)**

Size: W930 H1&H2
 Document Number: W930 H1&H2
 Date: Thursday, May 20, 2010

Rev: SA
 Sheet: 11 of 86

For Disable Arrandale Graphic
 In addition, FDI_RXN#[7:0] and FDI_RXP#[7:0] can be left floating on the PCH.
 FDI_TX#[7:0] and FDI_TX##[7:0] can be left floating on the Arrandale. The
 GFX_IMON, FDI_FSYNCO[0], FDI_FSYNC[1], FDI_LSYNCO[0], FDI_LSYNC[1], and FDI_INT
 signals on the Arrandale side should be tied to GND (through 1-kΩ ±5% resistors).








Place resistor close to PCH (U69).

Calpella Platform - Design Guide - Addendum / Update - Rev. 1.52 (Doc #414044).

Ibexpeak-M null





U69E

20MIL	TP182	1	H40	AD0
20MIL	TP167	1	N34	AD1
20MIL	TP186	1	C44	AD2
20MIL	TP194	1	A38	AD3
20MIL	TP187	1	C36	AD4
20MIL	TP199	1	J34	AD5
20MIL	TP201	1	A40	AD6
20MIL	TP200	1	D45	AD7
20MIL	TP202	1	E36	AD8
20MIL	TP319	1	H48	AD9
20MIL	TP247	1	F40	AD10
20MIL	TP322	1	C40	AD11
20MIL	TP363	1	M48	AD12
20MIL	TP324	1	M45	AD13
20MIL	TP426	1	F53	AD14
20MIL	TP428	1	M40	AD15
20MIL	TP427	1	M36	AD16
20MIL	TP429	1	J36	AD17
20MIL	TP431	1	F40	AD18
20MIL	TP430	1	C40	AD19
20MIL	TP432	1	C42	AD20
20MIL	TP434	1	K46	AD21
20MIL	TP433	1	M51	AD22
20MIL	TP435	1	J52	AD23
20MIL	TP437	1	L34	AD24
20MIL	TP436	1	F42	AD25
20MIL	TP438	1	F42	AD26
20MIL	TP440	1	J40	AD27
20MIL	TP439	1	G46	AD28
20MIL	TP441	1	F44	AD29
20MIL	TP443	1	M47	AD30
20MIL	TP442	1	H36	AD31
20MIL	TP446	1	J50	C/BE0#
20MIL	TP445	1	G42	C/BE1#
20MIL	TP447	1	H47	C/BE2#
20MIL	TP444	1	G34	C/BE3#
			PIRQA#	PIRQA#
			PIRQB#	PIRQB#
			PIRQC#	PIRQC#
			PIRQD#	PIRQD#
			REQ0#	REQ0#
			REQ1# / GPIO50	REQ1# / GPIO50
			REQ2# / GPIO52	REQ2# / GPIO52
			REQ3# / GPIO54	REQ3# / GPIO54
			GNT0#	GNT0#
			GNT1# / GPIO51	GNT1# / GPIO51
			GNT2# / GPIO53	GNT2# / GPIO53
			GNT3# / GPIO55	GNT3# / GPIO55
			PIRQE# / GPIO2	PIRQE# / GPIO2
			PIRQF# / GPIO3	PIRQF# / GPIO3
			PIRQG# / GPIO4	PIRQG# / GPIO4
			PIRQH# / GPIO5	PIRQH# / GPIO5
			PCIRST#	PCIRST#
			SERR#	SERR#
			PERR#	PERR#
			IRDY#	IRDY#
			PAR	PAR
			DEVSEL#	DEVSEL#
			FRAME#	FRAME#
			PLOCK#	PLOCK#
			STOP#	STOP#
			TRDY#	TRDY#
			PME#	PME#
			PLTRST#	PLTRST#
			CLKOUT_PC10	CLKOUT_PC10
			CLKOUT_PC11	CLKOUT_PC11
			CLKOUT_PC12	CLKOUT_PC12
			CLKOUT_PC13	CLKOUT_PC13
			CLKOUT_PC14	CLKOUT_PC14

NVDRAM

NV_CE#0	AY9	X
NV_CE#1	BD1	X
NV_CE#2	AP16	X
NV_CE#3	BD8	X
NV_DQS0	AV9	X
NV_DQS1	BG8	X
NV_DQ0 / NV_I00	AP7	X
NV_DQ1 / NV_I01	AP6	X
NV_DQ2 / NV_I02	AT6	X
NV_DQ3 / NV_I03	BB1	X
NV_DQ4 / NV_I04	AV6	X
NV_DQ5 / NV_I05	BB3	X
NV_DQ6 / NV_I06	BA4	X
NV_DQ7 / NV_I07	BE4	X
NV_DQ8 / NV_I08	BB8	X
NV_DQ9 / NV_I09	BD8	X
NV_DQ10 / NV_I010	BB7	X
NV_DQ11 / NV_I011	BC8	X
NV_DQ12 / NV_I012	B18	X
NV_DQ13 / NV_I013	B18	X
NV_DQ14 / NV_I014	B18	X
NV_DQ15 / NV_I015	BG6	X
NV_ALE	BD3	NV_ALE
NV_CLE	AY6	NV_CLE
NV_RCOMP	AU2	NV_RCOMP
NV_RB#	AV7	X
NV_WR#0_RE#	AY8	X
NV_WR#1_RE#	AY9	X
NV_WE#_CK0	AV11	X
NV_WE#_CK1	BE5	X


PCI

H18	USB PNO	53
J18	USB PP0	53
A18	USB PP1	62
C18	USB PP2	62
N20	USB PP2	62
P20	USB PP3	56
J20	USB PP3	56
L20	USB PP3	56
F20	USB PN4	56
G20	USB PP4	55
A20	USB PP5	55
C20	USB PP5	55
M22	USB PN6	55
N22	USB PP6	55
B21	USB PN7	55
D21	USB PP7	55
J22	USB PN8	54
I22	USB PP8	54
E22	USB PN9	48
F22	USB PP9	48
A22	USB PN10	53
C22	USB PP10	53
G24	USB PN11	53
H24	USB PP11	53
L24	USB PN12	53
M24	USB PP12	53
A24	USB PN13	53
C24	USB PP13	53

USB

B25	USBRBIAS1	22.6_F
D25	USBRBIAS	22.6_F
N16	USB OC#0	
L16	USB OC#1	
E16	USB OC#2	
L16	USB OC#3	
E14	USB OC#4	
G16	USB OC#5	
E12	BIOS CRISIS#	
T15	USB OC#7	


DMI Termination Voltage	
NV_CLE	Set to Vss when LOW
NV_CLE	Set to Vcc when HIGH





Danbury Technology Disabled when Low Enabled when High	
--	--

USB PORT	Function
PORT-0	eSATA
PORT-1	External Port-1
PORT-2	External Port-2
PORT-3	Bluetooth
PORT-4	NC
PORT-5	Camera
PORT-6	NC
PORT-7	NC
PORT-8	Cardreader
PORT-9	WLAN
PORT-10	External Port-3
PORT-11	NC
PORT-12	NC
PORT-13	NC


Reserve for BIOS Reset
Place close to DIMM door




Buffer to reduce loading on PLT_RST#.






In case of BIOS flash failed, the system may not boot OS. Our BIOS will implement a feature, when short the pad, BIOS will perform crisis recovery. If possible, please put the pad near the DIMM door, then end-user will be easily to recover their BIOS.



Default is use Internal VRM
 For Disable Arrandale Graphic
 GPIO27 floating as Internal VRM and there is no need external supply
















SMBus Address: A0H(W)/A1H(R)

Place these Caps near So-DIMM0
For RF Noise

For RF Noise


FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title	DDR3(SO-DIMM 0) 1/2		
Size	Document Number		Rev
Custom	W930 H1&H2		SA
Date:	Thursday, May 20, 2010	Sheet	20 of 86





Under Balls, The total trace length measured from GPU ball to cap is no more than 150mils.
Near GPU, The total trace length measured from GPU ball to cap is no more than 750mils.


5.85A (N11P-GS1)
3.98A (N11M-GE2)



Signal	0..30	32..63
C900	A4	
C901	RAS#	RAS#
C902	A5	
C903	BA1	BA1
C904	A2	A2
C905	A4	A4
C906	A3	A3
C907	CS#	CS#
C908	CS#	CS#
C909	A11	A11
C910	CS#	CS#
C911	WE#	WE#
C912	BA0	BA0
C913	A5	A5
C914	A12	A12
C915	RST	RST
C916	A7	A7
C917	A10	A10
C918	CS#	CS#
C919	A0	A0
C920	A9	A9
C921	A6	A6
C922	A2	A2
C923	A8	A8
C924	A3	A3
C925	A1	A1
C926	A13	A13
C927	BA2	BA2
C928	ODT#	ODT#
C929	CS#	CS#
C930	ODT#	ODT#


Under Balls, The total trace length measured from GPU ball to cap is no more than 150mils.
Near GPU, The total trace length measured from GPU ball to cap is no more than 750mils.

5.42A (N11P-GS1)
3.98A (N11M-GE2)




Under Balls, The total trace length measured from GPU ball to cap is no more than 150mils.
Near GPU, The total trace length measured from GPU ball to cap is no more than 750mils.


For RF Noise





Cmd0	0...30	32...63
Cmd0	24	32...63
Cmd1	RAS#	RAS#
Cmd2	A5	BA1
Cmd3	BA1	BA1
Cmd4	A2	A2
Cmd5	A4	A4
Cmd6	A3	A3
Cmd7	CKE	CKE
Cmd8	CS0#	CS0#
Cmd9	A11	A11
Cmd10	CAS#	CAS#
Cmd11	WE#	WE#
Cmd12	BA0	BA0
Cmd13	A5	A5
Cmd14	A12	A12
Cmd15	BA0	BA0
Cmd16	A7	A7
Cmd17	A10	A10
Cmd18	CKE	CKE
Cmd19	A0	A0
Cmd20	A9	A9
Cmd21	A6	A6
Cmd22	A2	A2
Cmd23	A8	A8
Cmd24	A3	A3
Cmd25	A1	A1
Cmd26	A13	A13
Cmd27	BA2	BA2
Cmd28	BA2	BA2
Cmd29	CS0#	CS0#
Cmd30	ODT	ODT







Under Balls, The total trace length measured from GPU ball to cap is no more than 150mils.
Near GPU, The total trace length measured from GPU ball to cap is no more than 750mils.



DACA	VGA-CRT	I2CA
DACA-RED	R	
DACA-GREEN	G	
DACA-BLUE	B	
DACA-HSYNC	HSYNC	
DACA-VSYNC	VSYNC	
	VGA-DDCCLK	SCL
	VGA-DDCADATA	SDA






To HDMI CONN.

8/4 [DVT] Delete Q72 as MOR request.

Under Balls, The total trace length measured from GPU ball to cap is no more than 150mils.
Near GPU, The total trace length measured from GPU ball to cap is no more than 750mils.







GPIO	I/O	Internal pull low	GPIO TABLE
GPIO0	I	Yes	
GPIO1	I	Yes	HDMI Hot Plug Detect 0 (HPD0) Active High
GPIO2	O	Yes	LCD BL Brightness(LCDO_BL_PWM) Active High
GPIO3	O	No	Panel Power(LCDO_VDD) Active High
GPIO4	O	Yes	LCD Backlight enable(LCDO_BL_EN) Active High
GPIO5	O	Yes	FOR Power Control NVDD Active High or Low
GPIO6	O	No	FOR Power Control NVDD Active High or Low
GPIO8	O	No	For GPU Thermaltrip Active Low
GPIO9	I	No	System Power Limit Alert Input Active Low




SIGNAL	I/O	Description
I2CA_SCL I2CA_SDA	I/O	For CRT VGA I2C_Compatibal Bus Signals
I2CB_SCL I2CB_SDA	I/O	NC(for DVI I2C_Compatibal Bus Signals)
I2CC_SCL I2CC_SDA	I/O	For Panel EDID
I2CS_SCL I2CS_SDA	I/O	For VGA thermal I2C_Compatibal Bus Signals. Support a direct interface to the internal temperature sensor
I2CH_SCL I2CH_SDA	I/O	NC(for HDCP I2C_Compatibal Bus Signals)

8/4 [DVT] Stuff R5705 as FAE Request.

8/4 [DVT] Add Test Point for eDP.


make sure your current pull high/ low setting of GPIO5/6 can output 0.85V before VBIOS loaded







Under Balls, The total trace length measured from GPU ball to cap is no more than 150mils.



Near GPU, The total trace length measured from GPU ball to cap is no more than 750mils.







CMD0	0..30	32..63
CMD1	RAS#	RAS#
CMD2	A5	
CMD3	BA1	BA1
CMD4	A2	A2
CMD5	A4	A4
CMD6	A3	A3
CMD7		CKE
CMD8		CS0#
CMD9	A11	A11
CMD10	CAS#	CAS#
CMD11	WE#	WE#
CMD12	BA0	BA0
CMD13		A5
CMD14	A12	A12
CMD15	RST	RST
CMD16	A7	A7
CMD17	A10	A10
CMD18	CKE	
CMD19	A0	A0
CMD20	A9	A9
CMD21	A6	A6
CMD22	A2	A2
CMD23	A8	A8
CMD24	A3	A3
CMD25	A1	A1
CMD26	A13	A13
CMD27	BA2	BA2
CMD28		ODT
CMD29	CS0#	
CMD30	ODT	




FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division




File: **VRAM(DDR)# 2/4**


Size: A3
Document Number: **W930 H1&H2**
Rev: **SA**

Date: Thursday, May 20, 2010
Sheet: 32 of 86




Cmd0	0..30	32..63
Cmd1	RAS#	RAS#
Cmd2	A5	BA1
Cmd3	BA1	BA1
Cmd4	A2	A2
Cmd5	A4	A4
Cmd6	A3	A3
Cmd7	CKE	CKE
Cmd8	CS0#	CS0#
Cmd9	A11	A11
Cmd10	CAS#	CAS#
Cmd11	WE#	WE#
Cmd12	BA0	BA0
Cmd13	A5	A5
Cmd14	A12	A12
Cmd15	RST	RST
Cmd16	A7	A7
Cmd17	A10	A10
Cmd18	CKE	CKE
Cmd19	A0	A0
Cmd20	A9	A9
Cmd21	A6	A6
Cmd22	A2	A2
Cmd23	A8	A8
Cmd24	A3	A3
Cmd25	A1	A1
Cmd26	A13	A13
Cmd27	BA2	BA2
Cmd28	ODT	ODT
Cmd29	CS0#	ODT
Cmd30	ODT	ODT






Place around the VRAM U206




Place near U206

Place around the VRAM U207




Place near U207

Place around the VRAM U208







Place near U208

Place around the VRAM U209




Place near U209

PLACE 0.1UF CAPSUNDER THE MEMORY DEVICE.




PLACE 1UF CAPACITORS CLOSE TO THE MEMORY DEVICE.


Place around the VRAM U210




Place around the VRAM U211







Place around the VRAM U212




Place around the VRAM U213





PLACE 0.1UF CAPSUNDER THE MEMORY DEVICE.








PLACE 1UF CAPACITORS CLOSE TO THE MEMORY DEVICE.










Semi-PnP (For Win7 ,Should be Dummy)





CRT CONNECTOR

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
File CRT		CCPBG - R&D Division	
Size A3	Document Number W930 H1&H2	Rev SA	
Date: Thursday, May 20, 2010	Sheet 39	of 86	




LVDS CONNECTOR




Current limit is from 1.1A to 2.1A.

Normal 465mA
Inrush 2A




12/29 change to 10K
FAE suggestion.












Normal 465mA
Inrush 2A









FOXCONN		HON HAI Precision Ind. Co., Ltd.	
File LVDS		CCPBG - R&D Division	
Size A3	Document Number W930 H1&H2	Rev SA	
Date: Thursday, May 20, 2010	Sheet 41	of 86	





PS8101
(TMDS inputs equalization control)
PC1,PC0 Configuration
00: 8 dB,
01: 4 dB,
10: 12 dB,
11: 0 dB



Data line capacitance to GND need less than 10pF, so those parts need close to HDMI connector






ID1 (CKG)	ID0 (dGPU)	SKU
0	0	Internal GFX
0	1	N11P-GS1+1GB VRAM
1	0	
1	1	N11M-GE2+512MB VRAM

ID2	ID1	ID0	SKU
0	0	1	W930
1	0	1	
0	1	1	
1	1	1	


FOXCONN HON HAI Precision Ind. Co., Ltd.
 CCBPG - R&D Division
 File: **EC+KBC(NPCE783L)**
 Size: Document Number
 Custom: **W930 H1&H2**
 Date: Thursday, Mar 20, 2010

KBC Conn




BFT Test Pad(Bottom)




TP1199	tpc40b_75	1	KSI1
TP1201	tpc40b_75	1	KSI3
TP1203	tpc40b_75	1	KSO1
TP1205	tpc40b_75	1	KSO8




FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title KB Connector			
Size	Document Number		Rev
B	W930 H1&H2		SA
Date:	Thursday, May 20, 2010	Sheet	45 of 86




SPI ROM (EC Firmware) (1Mb)






EXTERNAL SPI ROM INTERFACE (EC)








Half Size Mini Card







This is a reserved circuit. According to RF comment, this circuit could be deleted if Layout space is not enough.









Close to PIN40

Close to PIN37





For EMI









SATA HDD CONN

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title SATA HDD			
Size	Document Number		Rev
A4	W930 H1&H2		SA
Date:	Thursday, May 20, 2010	Sheet	51 of 86



SATA ODD CONN




USB + eSATA on MB

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
eSATA Combo			
Title	Document Number		
Size	W930 H1&H2		Rev
Custom			SA
Date:	Thursday, May 20, 2010	Sheet	53 of 86

BFT Test Point (Bottom)



TP1156	tpc40b_75	1	USB_VCC5_F
TP1157	tpc40b_75	1	USB_PN5_F
TP1158	tpc40b_75	1	USB_PP5_F
TP1159	tpc40b_75	1	Ground
TP1160	tpc40b_75	1	DMIC_CLK_R
TP1161	tpc40b_75	1	DMIC_DAT_R
TP1163	tpc40b_75	1	DIAG_LOOP

CAMERA w/DMIC CONN.




FOR EMI

Bluetooth CONN.




FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title Bluetooth Connector			
Size	Document Number		Rev
Custom	W930 H1&H2		SA
Date:	Thursday, May 20, 2010	Sheet	56 of 86


Power Test Test Point (Top)




Power Test Test Point (Top)




Charger LED




HDD LED




T/P LED




LID Switch




WLAN LED






BFT Test Point(BOT)




FAN




FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title	FAN		
Size	Document Number	Rev	
B	W930 H1&H2	SA	
Date:	Thursday, May 20, 2010	Sheet	58 of 86



HW THERMAL PROTECTION






Touch Pad Conn








Function DB Conn.

BFT Test Pad(Top)




BFT Test Pad(Bottom)






Internal Speaker




R_INT_SPK_R+	1	● tpc40b_75	TP107
R_INT_SPK_R-	1	● tpc40b_75	TP108
R_INT_SPK_L+	1	● tpc40b_75	TP112
R_INT_SPK_L-	1	● tpc40b_75	TP109

For BFT Test (BOT)


FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title <i>AUDIO SPEAKER CONNECTOR</i>			
Size	Document Number		Rev
B	W930 H1&H2		SA
Date:	Thursday, May 20, 2010	Sheet	63 of 86




Power LED




Switch LED




Power Button















One Key Recover Button




Record Button




DVDD_IO can be either 1.5V or 3.3V Resume well power, regardless iHDMI is implemented or not. However, external codec/MDC must have the same voltage level as FCH VCCSUSHDA power.





For power_on/off de-pop circuit and system booting warning signal: Please System BIOS Engineer Note :
««Attention»»
1. If you want the system make warning signal after power on , please let EC_MUTE# High first.
2. When you want to exit your Bios Programming Code, please let the EC_MUTE# Low. (The programming is different from before .)






AUDIO POWER(4.75V/200mA)


FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title AUDIO POWER			
Size	Document Number		Rev
A4	W930 H1&H2		SA
Date:	Thursday, May 20, 2010	Sheet	67 of 86








**BLACK
HEADPHONE**

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
Audio (Head Phone Jack)			
Size	Document Number		Rev
A4	W930 H1&H2		SA
Date:	Thursday, May 20, 2010		Sheet 69 of 86









BFT Test Point (TOP)

TP1148	tpc60l_100	1	P+
TP1149	tpc60l_100	1	P+
TP1152	tpc60l_100	1	GND
TP1153	tpc60l_100	1	GND

BFT Test Point (Bottom)

TP1150	tpc60b_100	1	P+
TP1151	tpc60b_100	1	P+
TP1154	tpc60b_100	1	GND
TP1155	tpc60b_100	1	GND

ACGOOD# : Vacdet > 2.4V ==> L
 : Vacdet < 2.4V ==> H

ENCHG# : Enable ==> L
 : Disable ==> H

VREF=3.3V->VDAC
 $V_{bat} = \text{cell count} * [4V + 0.512 * (V_{adj} / V_{vdao})] = 12.57V$
 $(V_{bat} = 4.2V \text{ when } V_{adj} \text{ connected to REGN})$
 $I_{charge} = (V_{srset} / V_{vdac}) * (0.1 / PR15) = 1.5A$
 $I_{adapter} = (V_{vacset} / V_{vdac}) * (0.1 / PR4) = 4.22A$
 $I_{ADAPT} = (V_{vacp} - V_{vacn}) * 20$
 Input OCP: $(V_{ACP} - V_{ACN})_{max} / PR4 = 100mV / 10m\Omega = 10A$
 Input OVP : 22.2V
 Input UVP : 17V
 Battery OCP : $I_{charge} * 145\%$
 Battery OVP : $V_{bat} * 104\%$
 Pre-charge : $< 2.9V / \text{cell} ==> I_{charge} / 8$
 Battery OTP : $T_{shut} = 155 \text{ degree}$
 Fsw : 300KHz
 Time that input current limit :
 $t = (C_{acop} * 2) / (18\mu A / V * (V_{VCC} - ACP)) = 0.48s$

CELLS	CELL COUNT
FLOAT	2
AGND	3
VREF	4

EVT	CP	DPPM	PWRLIMIT	Input OCP
90W	4.22A	4.22A/80.18W	4.52A/85.88W	10A

Battery CONN.

BT+ L	1	tpc40L_75	TP1212
DAT SMB	1	tpc40L_75	TP1214
CLK SMB	1	tpc40L_75	TP1215
BATT_PRS# 1	1	tpc40L_75	TP1216
	1	tpc40L_75	TP1218

BFT Test Point (TOP)


FOXCONN HON HAI Precision Ind. Co., Ltd.
 CCPBG - R&D Division

Title: **DCIN & Charger**

Size: Document Number
 Custom: **W930 H1&H2**

Date: Thursday, May 20, 2010 | Sheet 73 of 86

Rev: **SA**



Adjustable output of SMPS1:
 Vout1 = 5.03V
 PR204 = 10K, PR203 = PR204 x (Vout1 / 0.7V - 1) = 61.9Kohm

Second Feedback :
 Vout_sec = 12.2V, PR103 = 39.2Kohm
 PR115 = PR103 x (Vout_sec / 2V - 1) = 200Kohm

TON	Operating Frequency (+5VALW/+3VALW)
VCC	200KHz/300KHz
REF (OPEN)	400KHz/300KHz
GND	400KHz/500KHz

SKIP#	Operating Mode
GND	Pulse-Skipping
REF	Ultrasonic-Skip
VCC	PWM

$L = VOUT(VIN - VOUT) / (VIN * f * LIR * ILOAD(MAX))$
 $Rocp = (Iocp - Iripple / 2) * (10 * Rds(on)) / 5uA$
 $+5VALW = ((PR203 / PR204) + 1) * VFB1$

Current limit resistor for SMPS1 :
 OCP=7.64A
 Ivalley_5 = 6.23A, Rcs_5 = Rds1 = 13mohm
 PR202 = (10 x Ivalley_5 x Rcs_5) / 5uA = 162K


Current limit resistor for SMPS2 :
 OCP=7.06A
 Ivalley_3 = 6.23A, Rcs_3 = Rds2 = 13mohm
 PR119 = (10 x Ivalley_3 x Rcs_3) / 5uA = 162K

FOXCONN HON HAI Precision Ind. Co., Ltd.
 CCPBG - R&D Division


Title: **SYS Power (+3 3V/+5V)**


Size A3 Document Number: **W930 H1&H2** Rev: **SA**

Date: Thursday, May 20, 2010 Sheet 74 of 86






I_{max} = 20A
F_{sw} = 325KHz
V_o = (1 + (PR156/PR151)) * 0.75 = 1.5V
OVP => VFB * 120%
UVP => VFB * 70%
OCp => 10uAx(Roc/Low Side Rds(on))+1/2ΔI_LL=25.32A





Default value of VID [6:0] = [0100100] , PSI = 0 , PROC_DPRSLPVR = 1
 VHCORE=1.05V





$$R_{cs} = PR191 \times PR541 / (PR191 + PR541) + PR536 = 230.38 \text{ Kohm}$$


$$R_o = R_{cs} \times DCR / RPH = R_{cs} \times DCR / PR535 = 7.9 \text{ mohm}$$

$$ILIM = 20 \times RLIM / R_o = 20 \times PR537 / R_o = 22.9 \text{ A}$$


$$RT = (V_{vid} + 1.0V) / (2 \times F_{sw} + 9pF) - 16 \text{ Kohm}$$

$$F_{sw} = 350 \text{ KHz}$$


Default value of VID [6:0] = [0100000]



3A



Imax = 15A
 $IOCP = (R_{trip} \times 10\mu A) / 8 / R_{ds(on)} + 1/2 I_{ripple} = 22.9A$
 OCP = 22.9A
 Fsw = 350KHz
 Skip Mode
 OVP => VFB * 120%
 UVP => VFB * 70%



Recommended Power sequencing order


Power Control	GPIO
PWRCNTL_0	GPIO5
PWRCNTL_1	GPIO6

N11P-GS1





PWRCNTL_0	PWRCNTL_1	GPU Voltage
0	0	0.8V (P12)
0	1	0.85V (P8)
1	0	0.9V (P0)


















N11M-GE2-B


PWRCNTL_0	GPU Voltage
0	0.85V (P8/P12)
1	1.03V (P0)





$$V_o = (1 + (PR222/PR229)) * 0.8 = 1.05V$$







Battery UVP Protect(8.475V)



2010/05/11

P64:Add P_LED3_P_R2 for Power LED base on ME request.

2010/05/12

P61:Change CN2 from 1N-0012000-F000 to 1N-0012000-FKG0.

P64:Change P_CN3 from 1N-0012000-F000 to 1N-0012000-FKG0.

P74:Del PJ2,PJ17.Change +SVALM_PWM to +SVALM_Del +3VALM_PWM.

P75:Del PJ39,+1_05V_VTT_PWM.

P76:Del PJ44,PJ11;Del +1_5VSUS_PWM,+0_75VRUN_VTT.

P77:Del PJ15,+1_SVRUN_VOUT.

P80:Del PJ33,Change GFXCORE-A to GFXCORE.

P81:Del PJ36,PJ12,NV_VDD_VGA,PEX_VDD_LDO.

P85:Change H14 from 1X-HOLE000-1407 to 1X-HOLE000-1357.

Change H12 from 1X-HOLE000-1400 to 1X-HOLE000-1486.

Add HOLE H19,H20.

2010/05/13

P85:Change H14 from 1X-HOLE000-1357 to 1X-HOLE000-1492.

Change H8 from 1X-HOLE000-1399 to 1X-HOLE000-1493.

P08:Del TP204,TP124.

P09:Del TP343,TP350,TP349,TP348,TP341,TP342,TP337,TP333,TP338,TP339,TP346,

TP336,TP332,TP331,TP335,TP334,TP344,TP340,TP345,TP347,TP261,TP304,TP303

TP310,TP308,TP307,TP258,TP305.

2010/05/14

P81:Change PR566 from 75K_F to 39K_F.

P76:Change PR156,PR151 from 10K_F to 2.2K_F.

P75:Change PR187 from 4.42K_F to 2.2K_F;

Change PR208 from 10K_F to 5.1K_F.

P22:Change Q5,R5689,R811 from stuff to NC.

P11:Change R111 from NC_ to stuff.

P44:Change R83 from NC to stuff.

P09:Del TP354,TP356,TP355,TP320,TP325,TP317,TP315,TP323,TP353,TP313,TP318.

2010/05/17

P64:Change P_R1,P_R2,P_R3 from 68_J to 330_J.

P59:Change R74 from 1R-0000183-F200 to 1R-0002212-F200 for thermal request.

2010/05/19

P80:Change PR615,PR617,PR619,PR623,PR625,PR621,PR627 from 10K_J to 1K_J;

Change PR616,PR618,PR620,PR624,PR626,PR622,PR628 from 0_J to 1K_J.

P39:Change F17 from 1M-F006A35-F000 to 1M-F6V0A35-F000(Halogen Free) for PUR.

P60:Change F12 from 1M-F10V0A1-F000 to 1M-F30V0A12-F000(Halogen Free) for PUR.

P43:Change Q57 from 17-S12301B-DS00 to 17-S12301C-DS00 for PUR.

P58:Change Q79 from 17-S12301B-DS00 to 17-S12301C-DS00 for PUR.