

FOOSE UMA Schematics Document (AMD 15.4")

AMD Giffin CPU S1G2

AMD RS780 +SB700


2008-01-04

REV : SB

DY : Nopop Component
5761 : Use BCM5761E
5756 : Use BCM5756M
B_TPM : Use LOM TPM
C_TPM : Use China TPM

FOOSE AMD 15 UMA Block Diagram

Project code : 91.4X801.001
 PCB P/N : 48.4X801.0SB
 Revision : SB 15*07237-SB



E-Docking

CHARGER BQ24745RHRD-GP 41	
INPUTS	OUTPUTS
+DC_IN_SS	+PWR_SRC
+CHAGER_SRC	
CPU CORE ISL6265HRTZ-T-GP 47	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE0 +VCC_CORE1 +VDDNB
SYSTEM DC/DC SN0608098-GP 46	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW +3.3V_ALW
SYSTEM DC/DC TPS51116PWRP 45	
INPUTS	OUTPUTS
+PWR_SRC	+1.8V_SUS +0.9V_DDR_VTT
SYSTEM DC/DC L6935TR 44	
INPUTS	OUTPUTS
+1.8V_SUS	+1.5V_RUN
SYSTEM DC/DC TPS51117PWR-GP 43	
INPUTS	OUTPUTS
+PWR_SRC	+1.2V_ALW_SUS
SYSTEM DC/DC TPS51117PWR-GP 42	
INPUTS	OUTPUTS
+PWR_SRC	+1.1V_RUN
SYSTEM DC/DC EMC4002 38	
INPUTS	OUTPUTS
+3.3V_RUN	+2.5V_RUN

PCB LAYER	
L1:TOP	
L2:VCC	
L3:Signal	
L4:Signal	
L5:GND	
L6:Bottom	


<http://hobi-elektronika.net>

<Variant Name>


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **System Block Diagram**

Size: A3	Document Number: FOOSE-AMD 15.4"	Rev: SB
Date: Friday, January 04, 2008	Sheet 2 of 53	



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, WHETHER THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



<http://hobi-elektronika.net>

POWER STATES

State	Signal	SLP S3#	SLP S5#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
RUN	S0 (Full ON)	H	H	ON	ON	ON	ON
SUS	S3 (Suspend to RAM)	L	H	ON	ON	OFF	OFF
ALW	S4 (Suspend to DISK)	L	H	ON	OFF	OFF	OFF
ALW	S5 (SOFT OFF)	L	L	ON	OFF	OFF	OFF

Power Management TABLE


power plane	ALW_2 (AUX)	ALW	SUS	RUN
State	+DC_IN +PWR_SRC +5V_ALW_2 +3.3V_ALW_2 +RTC_CELL	+15V_ALW +5V_ALW +3.3V_ALW +3.3V_WLAN +3.3V_LAN +2.5V_LOM +1.2V_LOM	+5V_SUS +3.3V_SUS +3.3V_ALW_R +1.8V_SUS +1.2V_ALW_SUS +1.2V_SUS +0.9V_DDR_VTT +V_DDR_VREF_M	+5V_RUN +5V_HDD +5V_ODD +3.3V_RUN +2.5V_RUN +1.8V_RUN +1.8V_MEM_VDDQ +1.5V_RUN +1.2V_RUN +1.1V_RUN +0.9V_MEM_VTT +VCC_CORE0 +VCC_CORE1 +VDDNB +INV_PWR_SRC
RUN	S0	ON	ON	ON
SUS	S3	ON	ON	OFF
ALW	S5 S4/AC	ON	ON	OFF
ALW	S5 S4 on Battery	ON	OFF	OFF

PCI ROUTING TABLE (By SB700 side)

PCI DEVICE	IDSEL	REQ#/GNT#	VD100/SIRQ	INT#	
				INTE#	INTF#
RICOH R5C833	AD17	REQ1# GNT1#	SERIRQ	1394	SD

USB PORT#	DESTINATION
0	Left Side Top
1	Left Side Bottom
2	Right Side Top
3	Right Side Bottom
4	MINI CARD 2 (WLAN)
5	MINI CARD 1 (WWAN/Bluetooth)
6	Reserve
7	Card Bus
8	Dock_1
9	Dock_2
10	Biometric
11	LOM
12	NC
13	NC

PCI EXPRESS	DESTINATION
Lane 0	MINI CARD-1 WWAN
Lane 1	MINI CARD-2 WLAN
Lane 2	LOM
Lane 3	RESERVED
Lane 4	RESERVED
Lane 5	RESERVED



<Variant Name>





		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size	Document Number	Rev	
A3	FOOSE-AMD 15.4"	SB	
Date:	Friday, January 04, 2008	Sheet	5 of 53

CLK GEN

CLKREQ# MAP

CLKREQ0#	No use
CLKREQ1#	CLKSRC 1 MINI1
CLKREQ2#	No use
CLKREQ3#	CLKSRC 3 LOM
CLKREQ4#	CLKSRC 4 MINI3
CLKREQ5#	No use
CLKREQ6#	No use
CLKREQ7#	No use

SSID = CLOCK



* default

SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
FS0	0*	100 MHz differential HTT clock
SEL_SATA	1*	100 MHz non-spreading differential SRC clock
FS1	0	100 MHz spreading differential SRC clock

35 CLK_SIO_14M <<< R140 1 33R2J-2-GP

NB OSCIN (14MHz)

CLK_NB 14M

RS780M 1.1V = (90.9 / (90.9 + 158)) * 3.3V

<http://hobi-elektronika.net>

Variant Name:


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock generator ICS9LPR474**

Size	Document Number	Rev
A3	FOOSE-AMD 15.4"	SB

Date: Friday, January 04, 2008 Sheet 6 of 53

SSID = CPU



State	Specification	Notes	2M200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
S0.C0.P2	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P4	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
S0.C0.P6	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
S0.C0.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V




- | | | | | | | |
|----------------------|----|--------------|---------------|-----|-------------------|----|
| 13 HT_NB_CPU_CAD_H0 | E3 | L0_CADIN_H0 | L0_CADOUT_H0 | AD1 | HT_CPU_NB_CAD_H0 | 13 |
| 13 HT_NB_CPU_CAD_L0 | E2 | L0_CADIN_L0 | L0_CADOUT_L0 | AC1 | HT_CPU_NB_CAD_L0 | 13 |
| 13 HT_NB_CPU_CAD_H1 | E1 | L0_CADIN_H1 | L0_CADOUT_H1 | AC2 | HT_CPU_NB_CAD_H1 | 13 |
| 13 HT_NB_CPU_CAD_L1 | F1 | L0_CADIN_L1 | L0_CADOUT_L1 | AC3 | HT_CPU_NB_CAD_L1 | 13 |
| 13 HT_NB_CPU_CAD_H2 | G3 | L0_CADIN_H2 | L0_CADOUT_H2 | AB1 | HT_CPU_NB_CAD_H2 | 13 |
| 13 HT_NB_CPU_CAD_L2 | G2 | L0_CADIN_L2 | L0_CADOUT_L2 | AA1 | HT_CPU_NB_CAD_L2 | 13 |
| 13 HT_NB_CPU_CAD_H3 | H1 | L0_CADIN_H3 | L0_CADOUT_H3 | AA3 | HT_CPU_NB_CAD_H3 | 13 |
| 13 HT_NB_CPU_CAD_L3 | J1 | L0_CADIN_L3 | L0_CADOUT_L3 | W2 | HT_CPU_NB_CAD_L3 | 13 |
| 13 HT_NB_CPU_CAD_H4 | K1 | L0_CADIN_H4 | L0_CADOUT_H4 | W3 | HT_CPU_NB_CAD_H4 | 13 |
| 13 HT_NB_CPU_CAD_L4 | L3 | L0_CADIN_L4 | L0_CADOUT_L4 | V1 | HT_CPU_NB_CAD_L4 | 13 |
| 13 HT_NB_CPU_CAD_H5 | L1 | L0_CADIN_H5 | L0_CADOUT_H5 | U1 | HT_CPU_NB_CAD_H5 | 13 |
| 13 HT_NB_CPU_CAD_L5 | L4 | L0_CADIN_L5 | L0_CADOUT_L5 | U2 | HT_CPU_NB_CAD_L5 | 13 |
| 13 HT_NB_CPU_CAD_H6 | M1 | L0_CADIN_H6 | L0_CADOUT_H6 | U3 | HT_CPU_NB_CAD_H6 | 13 |
| 13 HT_NB_CPU_CAD_L6 | N3 | L0_CADIN_L6 | L0_CADOUT_L6 | T1 | HT_CPU_NB_CAD_L6 | 13 |
| 13 HT_NB_CPU_CAD_H7 | N2 | L0_CADIN_H7 | L0_CADOUT_H7 | R1 | HT_CPU_NB_CAD_H7 | 13 |
| 13 HT_NB_CPU_CAD_L7 | E5 | L0_CADIN_L7 | L0_CADOUT_L7 | AD4 | HT_CPU_NB_CAD_L7 | 13 |
| 13 HT_NB_CPU_CAD_H8 | F5 | L0_CADIN_H8 | L0_CADOUT_H8 | AD3 | HT_CPU_NB_CAD_H8 | 13 |
| 13 HT_NB_CPU_CAD_L8 | F3 | L0_CADIN_L8 | L0_CADOUT_L8 | AD5 | HT_CPU_NB_CAD_L8 | 13 |
| 13 HT_NB_CPU_CAD_H9 | F4 | L0_CADIN_H9 | L0_CADOUT_H9 | AC5 | HT_CPU_NB_CAD_H9 | 13 |
| 13 HT_NB_CPU_CAD_L9 | G5 | L0_CADIN_L9 | L0_CADOUT_L9 | AB4 | HT_CPU_NB_CAD_L9 | 13 |
| 13 HT_NB_CPU_CAD_H10 | H5 | L0_CADIN_H10 | L0_CADOUT_H10 | AB3 | HT_CPU_NB_CAD_H10 | 13 |
| 13 HT_NB_CPU_CAD_L10 | H4 | L0_CADIN_L10 | L0_CADOUT_L10 | AB5 | HT_CPU_NB_CAD_L10 | 13 |
| 13 HT_NB_CPU_CAD_H11 | H3 | L0_CADIN_H11 | L0_CADOUT_H11 | AA6 | HT_CPU_NB_CAD_H11 | 13 |
| 13 HT_NB_CPU_CAD_L11 | H4 | L0_CADIN_L11 | L0_CADOUT_L11 | W5 | HT_CPU_NB_CAD_L11 | 13 |
| 13 HT_NB_CPU_CAD_H12 | K3 | L0_CADIN_H12 | L0_CADOUT_H12 | V5 | HT_CPU_NB_CAD_H12 | 13 |
| 13 HT_NB_CPU_CAD_L12 | K4 | L0_CADIN_L12 | L0_CADOUT_L12 | V4 | HT_CPU_NB_CAD_L12 | 13 |
| 13 HT_NB_CPU_CAD_H13 | L5 | L0_CADIN_H13 | L0_CADOUT_H13 | V3 | HT_CPU_NB_CAD_H13 | 13 |
| 13 HT_NB_CPU_CAD_L13 | M3 | L0_CADIN_L13 | L0_CADOUT_L13 | V5 | HT_CPU_NB_CAD_L13 | 13 |
| 13 HT_NB_CPU_CAD_H14 | M4 | L0_CADIN_H14 | L0_CADOUT_H14 | U5 | HT_CPU_NB_CAD_H14 | 13 |
| 13 HT_NB_CPU_CAD_L14 | N5 | L0_CADIN_L14 | L0_CADOUT_L14 | T4 | HT_CPU_NB_CAD_L14 | 13 |
| 13 HT_NB_CPU_CAD_H15 | P5 | L0_CADIN_H15 | L0_CADOUT_H15 | T3 | HT_CPU_NB_CAD_H15 | 13 |
| 13 HT_NB_CPU_CAD_L15 | P5 | L0_CADIN_L15 | L0_CADOUT_L15 | T3 | HT_CPU_NB_CAD_L15 | 13 |
| 13 HT_NB_CPU_CLK_H0 | J3 | L0_CLKIN_H0 | L0_CLKOUT_H0 | Y1 | HT_CPU_NB_CLK_H0 | 13 |
| 13 HT_NB_CPU_CLK_L0 | J2 | L0_CLKIN_L0 | L0_CLKOUT_L0 | W1 | HT_CPU_NB_CLK_L0 | 13 |
| 13 HT_NB_CPU_CLK_H1 | J5 | L0_CLKIN_H1 | L0_CLKOUT_H1 | Y4 | HT_CPU_NB_CLK_H1 | 13 |
| 13 HT_NB_CPU_CLK_L1 | K5 | L0_CLKIN_L1 | L0_CLKOUT_L1 | Y3 | HT_CPU_NB_CLK_L1 | 13 |
| 13 HT_NB_CPU_CTL_H0 | N1 | L0_CTLIN_H0 | L0_CTLOUT_H0 | R2 | HT_CPU_NB_CTL_H0 | 13 |
| 13 HT_NB_CPU_CTL_L0 | P1 | L0_CTLIN_L0 | L0_CTLOUT_L0 | R3 | HT_CPU_NB_CTL_L0 | 13 |
| 13 HT_NB_CPU_CTL_H1 | P3 | L0_CTLIN_H1 | L0_CTLOUT_H1 | T5 | HT_CPU_NB_CTL_H1 | 13 |
| 13 HT_NB_CPU_CTL_L1 | P4 | L0_CTLIN_L1 | L0_CTLOUT_L1 | R5 | HT_CPU_NB_CTL_L1 | 13 |

<Variant Name>




Title		
CPU HT LINK I/F (1/4)		
Size	Document Number	Rev
A3	FOOSE-AMD 15.4"	SB
Date:	Friday, January 04, 2008	Sheet 7 of 53

Place near to CPU



SMT-CPU638P-GP-U




SMT-CPU638P-GP-U

<Variant Name>




Title			CPU_DDR (2/4)		
Size	Document Number	Rev			
A3	FOOSE-AMD 15.4"	SB			
Date:	Friday, January 04, 2008	Sheet	8	of	53


SSID = CPU




36A for VDD0&VDD1
Bottom Side Decoupling



(0.8-1.1V)3A for VDDNB
Bottom Side Decoupling




(1.8V)2A for VDDIO
Bottom Side Decoupling



U64E



Bottom Side Decoupling



Place near to CPU




<Variant Name>





Title		
CPU_Power_(4/4)		
Size	Document Number	Rev
A3	FOOSE-AMD 15.4"	SB
Date:	Friday, January 04, 2008	Sheet 10 of 53

SSID = MEMORY




REVERSE TYPE



LAYOUT: Locate close to DIMM

Place C2.2uF and 0.1uF < 500mils from DDR connecto




PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor



Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor


Place these Caps near DM2



Layout Note: Place one cap close to every 2 pullup resistors terminated to +0.9V_DDR_VTT



File	DDR DIMM1		Rev	SB
Size	A2	Document Number	FOOSE-AM15.4"	
Date	Friday, January 04, 2008	Sheet	11	of 53



REVERSE TYPE



LOW 5.2 mm

Place C2.2uF and 0.1uF < 500mils from DDR connector

PARALLEL TERMINATION


Put decap near power(0.9V) and pull-up resistor

Do not share the Term resistor between the DDR address and Control Signals.




Decoupling Capacitor

Place these Caps near DM1



Layout Note: Place one cap close to every 2 pullup resistors terminated to +0.9V_DDR_VTT



SSID = N.B

7 HT_CPU_NB_CAD_H0
7 HT_CPU_NB_CAD_L0
7 HT_CPU_NB_CAD_H1
7 HT_CPU_NB_CAD_L1
7 HT_CPU_NB_CAD_H2
7 HT_CPU_NB_CAD_L2
7 HT_CPU_NB_CAD_H3
7 HT_CPU_NB_CAD_L3
7 HT_CPU_NB_CAD_H4
7 HT_CPU_NB_CAD_L4
7 HT_CPU_NB_CAD_H5
7 HT_CPU_NB_CAD_L5
7 HT_CPU_NB_CAD_H6
7 HT_CPU_NB_CAD_L6
7 HT_CPU_NB_CAD_H7
7 HT_CPU_NB_CAD_L7

PART 1 OF 6

HYPER TRANSPORT CPU I/F

7 HT_CPU_NB_CAD_H8
7 HT_CPU_NB_CAD_L8
7 HT_CPU_NB_CAD_H9
7 HT_CPU_NB_CAD_L9
7 HT_CPU_NB_CAD_H10
7 HT_CPU_NB_CAD_L10
7 HT_CPU_NB_CAD_H11
7 HT_CPU_NB_CAD_L11
7 HT_CPU_NB_CAD_H12
7 HT_CPU_NB_CAD_L12
7 HT_CPU_NB_CAD_H13
7 HT_CPU_NB_CAD_L13
7 HT_CPU_NB_CAD_H14
7 HT_CPU_NB_CAD_L14
7 HT_CPU_NB_CAD_H15
7 HT_CPU_NB_CAD_L15

7 HT_CPU_NB_CLK_H0
7 HT_CPU_NB_CLK_L0
7 HT_CPU_NB_CLK_H1
7 HT_CPU_NB_CLK_L1

7 HT_CPU_NB_CTL_H0
7 HT_CPU_NB_CTL_L0
7 HT_CPU_NB_CTL_H1
7 HT_CPU_NB_CTL_L1

R148 HT_RXCALP C23
301R2F-GP HT_RXCALN A24

Place < 100mils from pin C23 and A24

U72A

U72B

PART 2 OF 6

PCIE I/F GFX

D4 GFX_RX0P
C4 GFX_RX0N
A3 GFX_RX1P
B3 GFX_RX1N
C2 GFX_RX2P
C1 GFX_RX2N
E5 GFX_RX3P
E5 GFX_RX3N
G6 GFX_RX4P
G6 GFX_RX4N
H5 GFX_RX5P
H5 GFX_RX5N
J6 GFX_RX6P
J6 GFX_RX6N
J5 GFX_RX6N
J7 GFX_RX7P
J8 GFX_RX7N
L5 GFX_RX8P
L5 GFX_RX8N
M8 GFX_RX9P
M8 GFX_RX9N
L8 GFX_RX9N
P7 GFX_RX10P
M7 GFX_RX10N
P5 GFX_RX11P
P5 GFX_RX11N
R8 GFX_RX12P
P8 GFX_RX12N
R6 GFX_RX13P
R6 GFX_RX13N
P4 GFX_RX14P
P4 GFX_RX14N
T4 GFX_RX15P
T3 GFX_RX15N

GFX_TX0P
GFX_TX0N
GFX_TX1P
GFX_TX1N
GFX_TX2P
GFX_TX2N
GFX_TX3P
GFX_TX3N
GFX_TX4P
GFX_TX4N
GFX_TX5P
GFX_TX5N
GFX_TX6P
GFX_TX6N
GFX_TX7P
GFX_TX7N
GFX_TX8P
GFX_TX8N
GFX_TX9P
GFX_TX9N
GFX_TX10P
GFX_TX10N
GFX_TX11P
GFX_TX11N
GFX_TX12P
GFX_TX12N
GFX_TX13P
GFX_TX13N
GFX_TX14P
GFX_TX14N
GFX_TX15P
GFX_TX15N

A1 PCIE_NBTX_WANRX_P0
A2 PCIE_NBTX_WANRX_N0
A3 PCIE_NBTX_WANRX_P1
A4 PCIE_NBTX_WANRX_N1
A5 PCIE_NBTX_WANRX_P2
A6 PCIE_NBTX_WANRX_N2
A7 PCIE_NBTX_WANRX_P3
A8 PCIE_NBTX_WANRX_N3

C785 SCD1U10V2KX-4GP
C786 SCD1U10V2KX-4GP
C787 SCD1U10V2KX-4GP
C788 SCD1U10V2KX-4GP
C789 SCD1U10V2KX-4GP
C790 SCD1U10V2KX-4GP
C791 SCD1U10V2KX-4GP
C792 SCD1U10V2KX-4GP
C793 SCD1U10V2KX-4GP
C794 SCD1U10V2KX-4GP
C795 SCD1U10V2KX-4GP
C796 SCD1U10V2KX-4GP
C797 SCD1U10V2KX-4GP
C798 SCD1U10V2KX-4GP
C799 SCD1U10V2KX-4GP
C800 SCD1U10V2KX-4GP
C801 SCD1U10V2KX-4GP
C802 SCD1U10V2KX-4GP
C803 SCD1U10V2KX-4GP
C804 SCD1U10V2KX-4GP
C805 SCD1U10V2KX-4GP
C806 SCD1U10V2KX-4GP
C807 SCD1U10V2KX-4GP
C808 SCD1U10V2KX-4GP
C809 SCD1U10V2KX-4GP
C810 SCD1U10V2KX-4GP
C811 SCD1U10V2KX-4GP
C812 SCD1U10V2KX-4GP

To E DOCK

Placement: close RS780

RS780M Display Port Support(muxed on GFX)

Table with 2 columns: DP0, DP1 and 2 rows: GFX_TX0, TX1, TX2, TX3, AUX0, HPD0; GFX_TX4, TX5, TX6, TX7, AUX1, HPD1

WWAN
WLAN
LOM

31 PCIE_NBRX_WANTX_P0
31 PCIE_NBRX_WANTX_N0
31 PCIE_NBRX_WLANTX_P1
31 PCIE_NBRX_WLANTX_N1
24 PCIE_NBRX_LOMTX_P2
24 PCIE_NBRX_LOMTX_N2

PCIE I/F GPP

GPP_RX0P
GPP_RX0N
GPP_RX1P
GPP_RX1N
GPP_RX2P
GPP_RX2N
GPP_RX3P
GPP_RX3N
GPP_RX4P
GPP_RX4N
GPP_RX5P
GPP_RX5N

A1 PCIE_NBTX_WANRX_P0
A2 PCIE_NBTX_WANRX_N0
A3 PCIE_NBTX_WANRX_P1
A4 PCIE_NBTX_WANRX_N1
A5 PCIE_NBTX_WANRX_P2
A6 PCIE_NBTX_WANRX_N2
A7 PCIE_NBTX_WANRX_P3
A8 PCIE_NBTX_WANRX_N3

WWAN
WLAN
LOM

A-LINK

19 ALINK_NBRX_SBTX_P0
19 ALINK_NBRX_SBTX_N0
19 ALINK_NBRX_SBTX_P1
19 ALINK_NBRX_SBTX_N1
19 ALINK_NBRX_SBTX_P2
19 ALINK_NBRX_SBTX_N2
19 ALINK_NBRX_SBTX_P3
19 ALINK_NBRX_SBTX_N3

PCIE I/F SB

AC8 PCIE_PCAL
AB8 PCIE_NCAL

A1 PCIE_NBTX_WANRX_P0
A2 PCIE_NBTX_WANRX_N0
A3 PCIE_NBTX_WANRX_P1
A4 PCIE_NBTX_WANRX_N1
A5 PCIE_NBTX_WANRX_P2
A6 PCIE_NBTX_WANRX_N2
A7 PCIE_NBTX_WANRX_P3
A8 PCIE_NBTX_WANRX_N3

RS780M-GP-U1

PCE CALRP
PCE CALRN


1K27R2F-L-GP
2KR2F-3-GP

Place < 100mils from pin AC8 and AB8

Dell Wistron Corporation logo and product information for ATI-RS780M_HT LINK&PCIE (1/4) FOOSE-AMD 15.4"


SSID = N.B

Close to NB ball





Remove R240 at X01.
G.G list 10/06.


ENABLE External CLK GEN



	GPIO MODE	
STRP_DATA	0	*1
VCC_NB	1.0V	1.1V





PART 3 OF 6



STRAP_DEBUG_BUS_GPIO_ENABLE
Enables the Test Debug Bus using GPIO. (PIN: RS780M--> VSYNC)
0 : Enable * 1 : Disable

RS780: Enables Side port memory (RS780 use HSYNC)
* 0 : Enable 1 : Disable

SUS_STAT#
Selects Loading of STRAPS From EEPROM
* 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected



X01 AMD schematic review 11/19.

<Variant Name>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-RS780M_LVDS&CRT_(2/4)**

Size: A3 Document Number: **FOOSE-AMD 15.4"** Rev: **SB**

Date: Friday, January 04, 2008 Sheet 14 of 53

SSID = N.B



<http://hobi-elektronika.net>


<Variant Name>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-RS780M_PWR&GD (4/4)**

Size: A3	Document Number: FOOSE-AMD 15.4"	Rev: SB
Date: Friday, January 04, 2008	Sheet: 16	of: 53

SSID = VIDEO



<Variant Name>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **LCD Connector**

Size: A3	Document Number: FOOSE-AMD 15.4"	Rev: SB
Date: Friday, January 04, 2008	Sheet: 17	of: 53


SSID = VIDEO

X01
The solution of leakage.





CRT I/F & CONNECTOR



X01
Remove S-vedio function from DOCK.



S-Video I/F & CONNECTOR



<http://hobi-elektronika.net>

<Variant Name>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT Connector**



Size: A3 Document Number: **FOOSE-AMD 15.4"** Rev: **SB**

Date: Friday, January 04, 2008 Sheet 18 of 53


SSID = S.B



AMD schematic review 11/19.
 X01
 20mil Width
 200 ohm 2A
 Place R <100mils from pins T25, T24



AMD schematic review 11/19
 X01
 9,14 ALLOW_LDTSTOP
 9 CPU_PROCHOT#
 9 CPU_PWRGD
 9 CPU_LDT_STOP#
 9 CPU_LDT_RST#



X01
 Delete RPI by AMD suggestion.

SSID = RBATT

<http://hobi-elektronika.net>

Variant Name: _____


Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-SB700_PCIE&PCI (1/5)**

Size: A3 Document Number: **FOOSE-AMD 15.4"** Rev: **SB**

Date: Friday, January 04, 2008 Sheet 19 of 53

SSID = S.B



Dell Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

ATI-SB700_USB&GPIO_(2/5)


Rev SB

Date: Friday, January 04, 2008

http://hobi-elektronika.net

SSID = S.B

PLACE SATA AC DECOUPLING CAPS CLOSE TO SB700



SERIAL SATA
ATA 66/100/133


SATA PWR
SATA PWR

HW MONITOR

SPI ROM



U81B

SB700 Part 2 of 5



TPM ID
TPM ID



China BCM
FPM_ID 0 1



X01
AMD schematic review 11/19.

X01
G.G. list 11/07.

LFB_ID0 to LFB_ID2 got internal PU to S5.



Local Frame Buffer Strapping List
Copy from Becks.

	LFB_ID2	LFB_ID1	LFB_ID0	Vendor Part Number
Hynix	0	0	0	HY5PS121621CFP-25
Qimonda	0	0	1	HYB18T512161B2F-25
Samsung	0	1	0	K4N51163QE-ZC25

Main
2nd

<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-SB700_SATA-IDE (3/5)**

Size: A3, Document Number: **FOOSE-AMD 15.4"**, Rev: **SB**

Date: Friday, January 04, 2008, Sheet 21 of 53

SSID = S.B

AMD schematic review 11/19.

Use Flash I/O: +1.8V / IDE: +3.3V

AMD schematic review 11/19.

50mil Width

220 ohm 2A

50mil Width

Use Plane Shape for +3.3V_AVDD_USB

50mil Width

AMD schematic review 11/19.

+3.3V_ALW_2










34 SB_ALW_ON

Design current: 682mA

50mil Width

20mil Width

20mil Width



<http://hobi-elektronika.net>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

ATI-SB700_POWER&GND_(4/5)

Size A3 Document Number FOOSE-AMD 15.4" Rev SB
Date: Friday, January 04, 2008 Sheet 22 of 53

SSID = S.B

REQUIRED STRAPS




REQUIRED SYSTEM STRAPS

X00: Pull-low
 X01: Pull-low
 From document PA_SB700AD2

	CLK_PCI_5035	CLK_PCI_5028	CLK_PCI_LOM CLK_PCI_PCCARD	LPCCLK0	LPCCLK1	RTCCLK	AZ_RST#	SB_GPO17, SBGPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT DEFAULT	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

DEBUG STRAPS



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	Reserved

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

<http://hobi-elektronika.net>

<Variant Name>


DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-SB700_STRAPPING_(5/5)**

Size: A3	Document Number: FOOSE-AMD 15.4"	Rev: SB
Date: Friday, January 04, 2008	Sheet 23 of 53	

SSID = LOM

Co-lay with 5756M, P/N:71.05756.00U



close to the power pins and 0.1u cap should be closer to Chip

Place crystal less than 0.75" (~1.9cm) from LAN Controller

BCM5756M

Ato-Sense Mode	NV_STRAPT1	NV_STRAPT0	SO	SI	CS#	SCLK
0	0	0	0	0	0	0
1	1	1	1	0	0	1
0	0	1	0	1	0	1

Logic High Voltage must be 0.7v to 2.75v

Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Neihu, Taipei 11521, Taiwan, R.O.C.




DELL

File: **LAN BCM5756ME**
 Size: A2 Document Number: **FOOSE-AMD 15.4"**
 Date: Friday, January 04, 2008 Sheet 24 of 53

SSID = LOM

LAN Connector

10/100/1000M Lan Transformer




The blowout from the LAN magnetics to the RJ45 connector maintaining the distance between the two to be within 1 inch.

Yellow LED:TX/RX
Amber LED:Speed 100
Green LED:Speed 10

Hipot layout guide line update space > 50mil
 Rj11 layout guide line update > 100mil

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.

China TPM



<http://hobi-elektronika.net>



<Variant Name>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN Connector&TPM**



Size: A3	Document Number: FOOSE-AMD 15.4"	Rev: SB
Date: Friday, January 04, 2008	Sheet: 25	of 53

SSID = 1394



SSID = SDIO

Card Reader Power





<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **FLASH CARD CONN.**

Size: A3	Document Number: FOOSE-AMD 15.4"	Rev: SB
Date: Friday, January 04, 2008	Sheet 27 of 53	

SSID = CARDBUS



<http://hobi-elektronika.net>

<Variant Name>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **R5C847 PCI_CARD**

Size: A3	Document Number: FOOSE-AMD 15.4"	Rev: SB
Date: Friday, January 04, 2008	Sheet: 28	of: 53


SSID = SATA

SATA HDD Connector





SSID = MDC

15" MDC Board Connector



SSID = SATA

SATA ODD Connector



AND Gate

<http://hobi-elektronika.net>


<Variant Name>



Title		HD/CDROM/MDC	
Size	Document Number	Rev	
A3	FOOSE-AMD 15.4"	SB	
Date:	Friday, January 04, 2008	Sheet	29 of 53


SSID = USB

S5 Support USB Charger




SSID = TOUCH.PAD

TouchPad Connector




SSID = User.Interface

Hall Switch




SSID = Legacy

15" Serial port connector



USB Connector



<http://hobi-elektronika.net>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

USB charger PORT







Size: A3 Document Number: FOOSE-AMD 15.4" Rev: SB

Date: Friday, January 04, 2008 Sheet: 30 of 53





SSID = Wireless

Mini Card Connector 2(WLAN/UWB)

JMINI Pin	Debug Pin Name	EC Pin
16	HOST_DEBUG_TX	70
17	HOST_DEBUG_RX	71
19	8051_TX	82
42	8051_RX	81






















Mini Card Connector 1(WWAN/WPAN)



Layout Note:
Place resistors close to choke as possible to minimize stubs.

<http://hobi-elektronika.net>

SSID = AUDIO







Dell Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CODEC_92HD71B7**

Size: A3 Document Number: **FOOSE-AMD 15.4"** Rev: **SB**

Date: Friday, January 04, 2008 Sheet: 32 of 53

<http://hobi-elektronika.net>



<http://hobi-elektronika.net>

















DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO AMP/SPEAKER**

Size: A3 Document Number: **FOOSE-AMD 15.4"** Rev: **SB**

Date: Friday, January 04, 2008 Sheet 33 of 53

SSID = KBC



X01 Remove U37 and C904 from DELL command.

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






File: **KBC EMC5035**

Size: A3 Document Number: **FOOSE-AMD 15.4"** Rev: **SB**

Date: Friday, January 04, 2008 Sheet: 34 of 53

SSID = SIO

Wireless Switch



MB VERSION ID

BID2	BID1	BID0	REV
0	0	0	X00
0	0	1	X01
0	1	0	X02
0	1	1	A00

CHIPSET_ID1	CHIPSET_ID0	NOTE
0	0	Intel CPU and Intel chipset
1	0	AMD CPU and AMD chipset

Place closely pin 64

Place closely pin 56

Variant Name:

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **EMC-5028**

Size: A3 Document Number: **FOOSE-AMD 15.4"** Rev: **SB**






Date: Friday, January 04, 2008 Sheet 35 of 53

<http://Robi-elektronika.net>

SSID = Docking




Close to DOCK1



<http://hobi-elektronika.net>

SSID = User.interface











Biometric Connector

LED BD Connetor

LED Location from left to right



LED Board



<http://hobi-elektronika.net>

<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BOARD to BOARD**


Size: A3	Document Number: FOOSE-AMD 15.4"	Rev: SB
Date: Friday, January 04, 2008	Sheet: 37 of 53	

SSID = THERMAL

REM_DIODE3_N, REM_DIODE3_P routing together.
Trace width / Spacing = 10 / 10 mil
Place near the bottom SODIMM

Place close to the Guardian pins as possible

Diode circuit at DP4/DN4 is used for skin temp sensor (placed-optimally-between CPU, MCH and GPU).



Pull-up Resistor on ADDR_MODE/XEN	Remote mode	SMBUS Address
<= 4.7K	DIODE	5F (r/w)
10K	DIODE	5E (r/w)
18K	Thermistor	5F (r/w)
>= 33K	Thermistor	5E (r/w)

Voltage margining circuit for LDO output. For Vmargin, stuff Ra=31.6K and Rb=30K. Rb=1K for production

At maximum load current of 600mA, the voltage drop across the should be keep in the range of 0.5V to 1V

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/Fan Controller EMC4002**

Size: A3	Document Number: FOOSE-AMD 15.4"	Rev: SB
Date: Friday, January 04, 2008	Sheet: 38	of 53

SSID = PWR.Support



TABLE
MAXIM & INTERSIL BOM DIFFERENCES

REF DES	MAXIM	INTERSIL	TI
R505	8.45K 1%	DUMMY	DUMMY
C56	0.01uF	0.1uF	0.1uF
C562	0.1uF 10V	DUMMY	200P 10V
C576	1uF 10V	DUMMY	1uF 10V
R525	365K 1%	215K 1%	309K 1%
R490	0 5%	10 5%	0 5%
R510	0 5%	10 5%	0 5%
C549	DUMMY	0.22uF	0.1uF
C564	DUMMY	0.22uF	0.1uF
C579	0.01uF	DUMMY	DUMMY
C567	0.1uF 10V	DUMMY	DUMMY
C548	220pF 50V	DUMMY	DUMMY
D32	RB751V-40	DUMMY	RB751V-40
C30	3.3nF	DUMMY	DUMMY
R500	1 1%	0 5%	0 5%
R17	100 5%	0 5%	0 5%
R71	0 5%	8.45K 1%	8.45K 1%
R527	10K 5%	2.2K 5%	4.7K 5%
C588	0.01uF	0.01uF	DUMMY
C585	0.01uF	0.01uF	DUMMY
R22	1K 5%	DUMMY	DUMMY
Q8	ISS355	DUMMY	DUMMY
C557	1uF 10V	1uF 10V	DUMMY
R507	33 1%	33 1%	DUMMY
R515	DUMMY	DUMMY	0 5%
R523	DUMMY	DUMMY	200K 5%
R530	DUMMY	DUMMY	7.5K 5%
C575	DUMMY	DUMMY	51P 10V
C580	DUMMY	DUMMY	2000P 10V
C586	DUMMY	DUMMY	130P 10V
C568	DUMMY	DUMMY	0.1uF
C540	DUMMY	DUMMY	0.1uF
R508	10K 1%	10K 1%	DUMMY
R475	DUMMY	DUMMY	10k 5%
R503	15.8K 1%	15.8K 1%	DUMMY
R514	DUMMY	DUMMY	DUMMY
R517	0 5%	10 5%	0 5%
C541	DUMMY	DUMMY	DUMMY
C561	DUMMY	DUMMY	DUMMY
R491	0 5%	10 5%	0 5%

PIN NAME DIFFERENCES

PIN	MAXIM	INTERSIL	BQ24745
1	GND	NC	ICREF
3	REF	VREF	VREF
4	CCS	ICOMP	EAO
5	CCI	NC	EAI
6	CCV	VCOMP	FBO
7	DAC	NC	CE
8	IINP	ICM	VICM
11	VDD	VDDSMB	VDDSMB
14	BATSEL	NC	NC
15	FBSA	VFB	VFB
16	FBSB	NC	NC
17	CSIN	CSON	CSON
18	CSIP	CSOP	CSOP
20	DLO	LGATE	LGATE
21	LDO	VDDP	VDDP
23	LX	PHASE	PHASE
24	DHI	UGATE	UGATE
25	BST	BOOT	BOOT
26	VCC	VCC	ICOUT

"NC" means no-connect



MAX 8731A/ISL88731

Adapter (W)	Trip Current (A)	R67	R485	R484	R489
65	3.17	57.6K	13.0K	105	24.9K
90	4.43	51.1K	17.8K	348	33.2K



*R489 is populated if ADAPT_TRIP_SEL is used to program for the next lower adapter.

BQ247451

Adapter (W)	Trip Current (A)	R67	R485	R484	R489
65	3.17	57.6K	12.4K	205	24.3K
90	4.43	51.1K	16.9K	499	32.4K

*R489 is populated if ADAPT_TRIP_SEL is used to program for the next lower adapter.

SSID = User.Interface



<http://hobi-elektronika.net>


<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **DCIN CONN**

Size: A3	Document Number: FOOSE-AMD 15.4"	Rev: SB
Date: Friday, January 04, 2008	Sheet 39	of 53

SSID = PWR.Support



SSID = RBATT
Batt Connector



<http://hobi-elektronika.net>


Dell Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Variant Name: **BATT CONN**

Size A3 Document Number **FOOSE-AMD 15.4"** Rev **SB**

Date: Friday, January 04, 2008 Sheet 40 of 53

SSID = Charger



This Resistor must be 1% tolerance.


<http://hobi-elektronika.net>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

CHARGER BQ24745

Size	Document Number	Rev
A3	FOOSE-AMD 15.4"	SB
Date:	Friday, January 04, 2008	Sheet 41 of 53

SSID = PWR.Plane.Regulator_1p1v



Design Current = 6.3A
 Peak Current = 9A
 OCP min = 11.7A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5UH MPLC0730L1R5 NEC_TOKIN 8.8Arms 68.1R510.20C
 O/P cap: 330U 2.5V 2R5TPE330MF 15mOhm 3.1Arms Sanyo/ 77.23371.L01
 H/S: FDS8884 SO-8/ 30mOhm/ 4.5Vgs/ 84.08884.037
 L/S: FDS6690AS SO-8/ 15mOhm/ 4.5Vgs/ 84.06690.E37
 Ton = 249KOhm --> 300KHz

$$V_{out} = 0.75V * (R1+R2) / R2$$


<Variant Name>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **1D1V(TPS5117)**

Size: A3	Document Number: FOOSE-AMD 15.4"	Rev: SB
Date: Friday, January 04, 2008	Sheet: 42	of: 53

SSID = PWR.Plane.Regulator_1p2v



Design Current = 2.6A
 Max Current = 3.7A
 OCP min = 4.8A


$$V_{out} = 0.75V * (R1 + R2) / R2$$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 4.7UH MPLC0730L4R7 NEC_TOKIN 5.6Arms 68.4R710.20G
 O/P cap: 220U 2.5V 2R5TPE220MAZB 35mOhm 1.4Arms Sanyo/ 77.22271.18L
 H/S: SI7326 / 30mOhm/ 4.5Vgs/ 84.07326.037
 L/S: SI7326 / 30mOhm/ 4.5Vgs/ 84.07326.037
 Ton = 249KOhm --> 250KHz

-<Variant Name>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title DCDC 1D2V(TPS5117)		
Size A3	Document Number FOOSE-AMD 15.4"	Rev SB
Date: Friday, January 04, 2008	Sheet 43 of 53	



+1.5V_RUN
Design current = 1.2A
Max current = 1.6A

$V_{OUT} = 0.5 * (1 + R_{top}/R_{bot})$

AMD WORK AROUND



+1.35V_RUN_LDO
Design current = 1A
Max current = 1A

$V_{OUT} = 0.5 * (1 + R_{top}/R_{bot})$

<Variant Name>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **1.2/1.5V_LDO (L6935TR)**

Size: A3	Document Number: FOOSE-AMD 15.4"	Rev: SB
Date: Friday, January 04, 2008	Sheet: 44	of: 53

TI TPS51116 for 1.8V and 0.9V

SSID = PWR.Plane.Regulator_1p8v0p9v



Design Current = 8.9A
 Peak Current =12.7A
 OCP min = 16.5A

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off


VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

<http://hobi-elektronika.net>

<Variant Name>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **DCDC 1D8V/0D9V(TPS5116)**
 Size: A3 Document Number: **FOOSE-AMD 15.4"** Rev: **SB**
 Date: Friday, January 04, 2008 Sheet 45 of 53



Design Current = 9.12A
Peak Current = 13.1A
OCP min = 17.03A

Design Current = 7.32A
Peak Current = 10.5A
OCP min = 13.65A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UH MPLC0730L1R5 NEC_TOKIN 8.8Arms 68.1R510.20C
O/P cap: 220U 6.3V 6TPE220M 25mOhm 2.4Arms Sanyo/77.22271.17L
H/S: FDS9880 SO-8/ 12mOhm/ 4.5Vgs/ 84.08880.037
L/S: FDS6676AS SO-8/ 7.25mOhm/ 4.5Vgs/ 84.06676.A37

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 2.2UH MPLC0730L2R2 NEC_TOKIN 8.2Arms 68.2R210.20D
O/P cap: 220U 6.3V 6TPE220M 25mOhm 2.4Arms Sanyo/77.22271.17L
O/P cap: 220U 6.3V 6TPE100MAZE 35mOhm 1.4Arms Sanyo /77.21071.07L
Sanyo/77.22271.17L
H/S: FDS8884 SO-8/ 30mOhm/ 4.5Vgs/ 84.08884.037
L/S: FDS6690AS SO-8/ 15mOhm/ 4.5Vgs/ 84.06690.E37

SKIPSEL	GND	FLOAT/VREF2	V5IN
Operating Mode	Auto Skip	OATM	PWM

TABLE1			
MAXIM ,INTERSIL & TI BOM differences			
	MAXIM	INTERSIL	TI
R	10ohm	NO STUFF	NO STUFF
C	1uF	0.1uF	1uF

TONSEL	GND	VREF2 or Float	V5PILT
CH1 Freq	400kHz	400kHz	200kHz
CH2 Freq	500kHz	300kHz	300kHz


	Min	Typ	Max
3.3V Preset Output: REF1N2 = 5V, VIN = 5.5V to 28V, SKIPSEL = 5V	3.285 (-1.4%)	3.33	3.375 (+1.4%)
1.05V Preset Output: REF1N2 = 3.3V, VIN = 5.5V to 28V, SKIPSEL=5V	1.038 (-1.2%)	1.05	1.062 (+1.2%)
Tracking Output: REF1N2 = 1.0V, VIN = 5.5V to 28V, SKIPSEL = 5V	0.99 (-1%)	1.00	1.01 (+1%)

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File: DCDC 5V/3D3V (TPS51125)
Size: A2 Document Number: FOOSE-AMD 15.4"
Date: Friday, January 04, 2008 Sheet: 46 of 53

SSID = CPU.Regulator






















I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 4.7uH NEC_TOKIN MPLC0730L4R7 / 68.4R710.20G
 O/P cap: 330U 2.5V 2R5TPE330M9L/ 77.23371.13L
 H/S: SI7326DN/30mOhm/ 4.5Vgs/ 84.07326.037
 L/S: SI7326DN/30mOhm/ 4.5Vgs/ 84.07326.037



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.36uH ETQP4LR36WFC / 68.R3610.20A
 O/P cap: 330U 2.5V 2R5TPE330M9L/ 77.23371.13L
 H/S: SI7686DP/ POWERPAK-8/ 14mOhm/ 4.5Vgs/ 84.07686.037
 L/S: SI7636ADP/ POWERPAK-8/ 4.8mOhm/ 4.5Vgs/ 84.07636.037

File: **+VCC_CORE(15L625HR)**
 Size: A2 Document Number: **FOOSE-AMD 15.4** Rev: **SB**
 Date: Friday, January 04, 2008 Sheet: 47 of 53

SSID = Reset.Suspend




<http://hobi-elektronika.net>



Title		
PWRPLANE&RESETLOGIC		
Size	Document Number	Rev
A3	FOOSE-AMD 15.4"	SB
Date:	Friday, January 04, 2008	Sheet 48 of 53

SSID = Reset.Suspend



<http://hobi-elektronika.net>



<Variant Name>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **POWER ON LOGIC**

Size: A3	Document Number: FOOSE-AMD 15.4"	Rev: SB
Date: Friday, January 04, 2008	Sheet: 49	of: 53

SSID=Mechanical



SSID=EMI



<http://hobi-elektronika.net>

<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MISC**

Size: A3	Document Number: FOOSE-AMD 15.4"	Rev: SB
Date: Friday, January 04, 2008	Sheet: 50 of	53

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
11/08	X01	1	06	Add R831 for CLK gen. X'tal. Add C801 and C849 for CLK gen. +3.3V power.	Follow vendor suggestion.	EE
		2	06	Change L10, L20, L28 to Muruta material.	Change material to meet PSL.	EE
		3	14	Remove R240 and short R674 pin 1 (page 9) and R241 pin1.	R240 is extra 0 ohm resistor. R241 is enough.	EE
		4	19	Delete RPl by AMD suggestion.	Pin INT# already have internal PU.	EE
		5	20	Connect USB_OC#2_3 to SB700 pin F8 and E4. Connect USB_OC#0_1 to SB700 pin A9.	Follow GPIO table.	EE
		6	21	Add test pad TP117~TP143 commanded from GG list.	Follow AMD check list.	EE
		7	40	Change RN1 pull-high power to +3.3V_ALW_2.	Change to +3.3V_ALW_2 to prevent NB_AC_OFF floating under battery mode.	EE
		8	40	Change C539 from 0.47U 16V to 0.47U 25V cap.	The cap connect to 19.5V power, the spec of original cap is only 16V	EE
		9	21, 29	Add HDD_DET# connect from HDD to SB700 pin C4, change PU power to +3.3V_ALW_R.	Follow GG list.	EE
		10	34	Change MEC5035 pin 19 to RC_ID, pin 30 to SUSPWOK.	Follow GG list and GPIO table.	EE
		11	34	JDBG1 pin 2 connect to R789 and then connect to HOST_DEBUG_RX.	Follow GG list.	EE
		12	29, 35	MDC_RST_DIS# change from SB700 to 5028 pin 102 and change pull-high power to +3.3V_ALW	Follow GG list.	EE
		13	35, 49	No populate R263 and populate R178.	For 2.5V_RUN_PWRGD issue.	EE
		14	31	Connect WIMAX_LED to LED_WWAN_OUT# through a 0 ohm resistor R832.	Follow GG list. Implement WIMAX LED.	EE
		15	36	Add a net "+NBDOCK_DC_IN_SS" to dock connector pin 41 for battery protection.	Follow GG list.	EE
		16	18, 32	Delete SPDIF_SHDN circuit at page 18. Short SPDIF_OUT and R643 pin 1.	SPDIF_SHDN is no longer used in Dell's M09 audio architecture. This signal can be deleted. The SPDIF output will be turned off whenever a DRM event occurs.	EE
		17	31, 35	Add a net "WPAN_RADIO_DIS#" from ECE5028 pin 25 to D53 pin 2. Add D53 to be a OR gate to or WWAN_RADIO_DIS# and WPAN_DARIO_DIS# GPIO signals from ECE5028. Also pull-high D53 pin 3 to +3.3V_RUN but no pop.	In Foose there are WWAN and WPAN module will co-use a WWAN mini card slot. This change is for disable WWAN and WPAN module properly.	EE
		18	20, 21	Remove the second SPI ROM SPI2.	Follow GG list.	EE
		19	06	Change RN20 from 33 ohm to 0 ohm.	Vendor change chipset version to D.	EE
		20	09	Change RN48 pull-high power from +1.8V_SUS to +1.8V_RUN.	Follow AMD suggestion.	EE
		21	20	Add test pad from TP69, TP144~TP148 for integrated uC.	Follow AMD check list.	EE
		22	22	Change L29 from max current 300mA to 2A.	Follow AMD suggestion.	EE
		23	19	No populate R765 suggested by AMD.	No populate R765 suggested by AMD.	EE
		24	30	Swap U26 pin 2 and pin 6.	1A connect to 1B, and 2A connect to 2B from spec.	EE
		25	48	Populate C434 with 0.1U 16V cap.	Solution for +1.2V_RUN issue.	EE
		26	40	Remove C2 and C3.	Pop these cap will cause the problem to read SMBus.	EE
		27	14	Change R607 pull-high power from +3.3V_RUN to +1.8V_RUN.	Follow AMD suggestion.	EE
		28	14	Add U96 for PWRGD signal from SB to NB and EC. Because EC need +3.3V power, SB and NB only need +1.8V power.	Follow AMD suggestion.	EE
		29	34	Change X6 to vendor EPSON, C791 and C802 from 22pF to 33pF.	Follow vendor suggestion.	EE
		30	27	Change X5 from CL=20pF to CL=12pF.	Follow vendor suggestion.	EE
		31	32	Change R88 from 0 ohm to 100 ohm.	Follow vendor suggestion.	EE
		32	34	Add R841 for PWRGD circuit.	Follow AMD suggestion.	EE
		33	37	Change R104 R105 R106 R459 R460 R461 R566 R576 R833 from 10K ohm to 20K ohm.	LEDs have leakage issue.	EE
		34	32	Add 100K ohm resistor R834 for internal MIC feedback circuit.	Follow vendor suggestion.	EE
		35	25	Change LED signal of LOM connector.	Design error.	EE
		36	30	Change U30 to TPS2062A command by DELL.	Follow DELL command.	EE
		37	14	Add R203 but no pop for SUS_STAT# suggested by AMD.	Follow AMD suggestion.	EE
		38	35	Populate R419 and no populate R418 for changing board ID to X01.	Change board ID to X01.	EE
		39	21	Change R700 from 15 ohm to 33 ohm resistor.	For improving SIV signal.	EE
		40	38	Change R362 from 22 ohm to 0 ohm. Add AND gate for POWER_SW_IN3#_IN#.	Follow GG list.	EE
11/23						
11/29						

<http://hobi-elektronika.net>

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Change List**

Size: A3	Document Number: FOOSE-AMD 15.4"	Rev: SB
Date: Friday, January 04, 2008	Sheet 51 of	53

DATE	VERSON	ITEM	PAGE	Modify List	Issue Description	OWNER
11/29	X01	41	24	No pop R157 by Broadcom suggestion.	Make sure the PWR_DOWN pin is only pulled to GND and never asserted (Sighting S2_5761_31695).	EE
		42	34	Change ACAV_IN circuit net name.	Follow GG list.	EE
		43	38	MAX8731A_IINP change from EMC4002 pin 48 to pin 45. Change R160 to 4.7K ohm.	Follow GG list.	EE
		44	36	Pop R1,R16 and no pop R7,R9.	Follow GG list.	EE
		45	19	Change R322 from 33 ohm to 0 ohm.	Improve signal measured by SIV team.	EE
		46	41	No pop R489 to let ADAPT_TRIP_SEL NC.	Follow GG list.	EE
		47	23	Change ROM strip PU and PD resistor from 2.2K to 10K.	AMD chipset SB700 change version from A11 to A12.	EE
		48	22	Change power for SB700 VDD from +1.2V_ALW_SUS to +1.2V_RUN.	AMD chipset SB700 change version from A11 to A12.	EE
		49	48	Short +1.2V_SUS and +1.2V_ALW_SUS by L68, no pop enable related circuit.	Solution of +1.2V_SUS leakage.	EE
12/05	X01	50	45	Add R840 and R841 for +0.9V_DDR_VTT, and no pop R840.	Correct DDR power sequence to SUS plan.	EE
		51	20	Pop R367 and R785 to PU EC5035 pin11 and pin66 by vendor suggestion.	Follow vendor suggestion.	EE
12/10	X01	52	16	No pop L23 and populate L24 for RS780 version changed from A11 to A12.	AMD chipset RS780 change version from A11 to A12.	EE
		53	36	No pop Q1 Q21 R6 R85 for RS780 version changed from A11 to A12.	AMD chipset RS780 change version from A11 to A12.	EE
		54	39	Change I/O board pin define for solution of audio noise.	The solution for MIC noise when recording.	EE
		55	18	Remove S-vedio signal from U28, and short to connector side directly. Add D57 and remove R185 for power leakage.	DELL will remove S-vedio function from DOCK at next version.	EE
12/13	X01	56	36	Modify DPC_DOCK_HPD and DPB_HPD circuit from DELL command.	Follow DELL command.	EE
		57	19	Change R336, R319, R321, R331, R324, R830 from 22 ohm to 49.9 ohm. C950 change from 22pF to 12pF and populate it.	Solution of PCICLK EA.	EE
		58	34	Remove U37 and C904 from DELL command.	Follow GG list.	EE
12/20	X01	59	35	No connect SIO5028 pin 70.	Follow GG list.	EE
		60	33	Add R626 and R629 for AUD_HP1_OUT_R1 and AUD_HP1_OUT_L1.	Follow GG list.	EE
		61	32,33	Separate analog ground form digital ground for audio.	Solution of audio noise.	EE
		62	37	Use BAT2_LED# to control blue LED, and use BAT1_LED# to control amber LED.	Correct KBC GPIO for controlling battery LED.	EE
		63	09	Add R686, R694, R699 to protect noise for CPU and HDT.	Follow AMD suggestion.	EE
		64	18	Change L42, L44, L45 from 47 ohm bead to 22 ohm bead. No pop C538, R553, C565. Populate C534, C546, C560 with 5.6pF cap.	Solution of CRT EA.	EE
		65	14,18	Change RN41 from 33 ohm to 0 ohm. Change R151 from 715 ohm to 768 ohm.	Solution of CRT EA.	EE
		66	25	Add R268, R270, R281, R306.	Prevent noise if another TPM is not populated.	EE
12/21	X01	67	36	Swap E-SATA Tx and Rx signals.	E-SATA Tx and Rx signals are wrong.	EE
		68	37	Add Q93, R856, C958, R857.	Synchronize the LED for I/O board and LCD inverter.	EE
		69	36	Add Q8 and Q9 related circuit for DVI signal.	Follow DELL command.	EE
12/26	X01	70	35	No populate PH resistor R356 and add a new 100K PH resistor R468 to +3.3V_ALW for DOCK_DET#.	Change DOCK_DET# PH from +RTC_CELL to +3.3V_ALW to prevent RTC leakage when docked.	EE
		71	35,36	Add C13 and R858 and R844 for DOCK_RST# circuit.	Follow GG list.	EE
12/27	X01	72	35	Change USB_SIDE_EN# and ESATA_USB_PWR_EN# PH from +3.3V_ALW to +3.3V_ALW2.	Follow GG list.	EE
		73	26,27	Add R471 and C525 but no-pop, add C807 and C810.	Follow GG list.	EE
		74	25	Change C_TPM circuit.	C_TPM part is changed, so change the circuit.	EE
		75	44	Remove +1.35V_RUN_LDO circuit.	AMD chipset change to A12 and no need to use +1.35V.	EE
12/31	X01	76	14	Change R607 from 4.7K ohm to 300 ohm.	Follow AMD suggestion.	EE
		77	21	Remove R729, R733, R739, R749.	Remove 0ohm and route the trace in the same layer.	EE
01/02	X01	78	36	Add EL69-EL74 for Dock display port EMI.	For Dock display port EMI.	EE

<http://hobi-elektronika.net>

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Change List II_EE**

Size: A3	Document Number: FOOSE-AMD 15.4"	Rev: SB
Date: Friday, January 04, 2008	Sheet: 52 of	53

DATE	VERSON	ITEM	PAGE	Modify List	Issue Description	OWNER
11/08	X01	1	40	Add a circuit for battery protection.	The command from DELL.	Power Team
		2	41	Change L41 and R465.	Follow power team suggestion.	Power Team
		3	47	Change R20 from 18K ohm to 49.9K ohm.	Follow power team suggestion.	Power Team
		4	39	Add R528 and C951 by power team suggestion.	Add R528 and C951 by power team suggestion.	Power Team
		5	41	Connect U53 drain and R525 pin 1 by power team suggestion. Add Q93 and R838 by power team.	Connect U53 drain and R525 pin 1 by power team suggestion.	Power Team
12/05		6	40	Add Q96, and let its drain connect to R845 at page 42.	The command from DELL.	Power Team
		7	40	Add Q95, and connect gate to DOCK_DET# to prevent +DOCK_PWR_BAR leakage.	Solution of +DOCK_PWR_BAR leakage.	Power Team
		8	41	Change R508 pin2 and Q8 gate from ACAV_IN_NB to ACAV_IN by power team at page42.	A common signal name for all modules.	Power Team
		9	41	Change power +CHAGER_SRC to CHAGER_SRC by power team.	A common signal name for all modules.	Power Team
		10	41	Add Q97 related circuit for net DOCK_DCIN_IS.	The command from DELL.	Power Team
		11	41	Add U7B related circuit for net ACAV_IN_NB.	The command from DELL.	Power Team
		12	41	Add R846 and R847, and connect ISL88731_ICM to R160 pin1.	Follow power team suggestion.	Power Team
		13	41	No pop ADAPT_OC related circuit.	The command from DELL.	Power Team
		14	42	Populate PR650 and PC699.	Follow power team suggestion.	Power Team
		12/11	15	43	Change PR718 from 6.2K ohm to 4.02K ohm. Add PC958 but no-pop. Change PR706 PU power from +3.3V_ALW to +3.3V_SUS.	Follow power team suggestion.
16			44	Add PR719 and PR999.	Follow power team suggestion.	Power Team
17			46	Populate PR807 and PC932. Change PR780 from 240K ohm to 143K ohm. Change PU80 to FDS8884.	Follow power team suggestion.	Power Team
18			47	Add PC957 and change PU4 same as PQ15.	Follow power team suggestion.	Power Team
19			47	Remove PTC12 by power team suggetion.	Follow power team suggestion.	Power Team
12/13		20		Change all open-gap to close-gap except the close-gap for VCORE1 and VCORE2.	Follow power team suggestion.	Power Team
		21	49	Change R759 from 20K to 100K.	Follow power team suggestion for L6935 PGOOD issue.	Power Team
12/20		22	44	Add PR585-PR588 by power team suggestion.	Follow power team suggestion.	Power Team
		23	42,43	Change PR656 and PR706 from 200K to 100K ohm.	Follow power team suggestion.	Power Team
		24	40	Add PR855, PQ98, PR856, PD53, PQ99, PQ100, PR857, PR858.	Follow power team suggestion.	Power Team
12/28		25	46	Populate PR713, and populate PC859 from 330pF 50V to 1500pF 50V.	Follow power team suggestion.	Power Team
01/02		26	46	Change PR748 from 249k to 267k ohm.	This is for OCP solution.	Power Team

<http://hobi-elektronika.net>

<Variant Name>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change List_EE			
Size	Document Number	Rev	
A3	FOOSE-AMD 15.4"	SA	
Date: Friday, January 04, 2008	Sheet 53	of 53	